Por favor, use este identificador para citar o enlazar este ítem:
10.1109/MICRO50266.2020.00053
Twittear
Registro completo de metadatos
Campo DC | Valor | Lengua/Idioma |
---|---|---|
dc.contributor.author | Ros, Alberto | - |
dc.contributor.author | Kaxiras, Stefanos | - |
dc.contributor.other | Facultades, Departamentos, Servicios y Escuelas::Facultades de la UMU::Facultad de Informática | es |
dc.date.accessioned | 2021-04-08T21:47:38Z | - |
dc.date.available | 2021-04-08T21:47:38Z | - |
dc.date.issued | 2020-10 | - |
dc.identifier.isbn | 978-1-7281-7383-2 | - |
dc.identifier.uri | http://hdl.handle.net/10201/106145 | - |
dc.description.abstract | Various memory consistency model implementations (e.g., x86, SPARC) willfully allow a core to see its own stores while they are in limbo, i.e., executed (and perhaps retired) but not yet inserted in memory order. This is known as store-to-load forwarding and it is a necessity to safeguard the local thread’s sequential program semantics while achieving high performance.However, this can lead to counter-intuitive behaviours, requiring fences to prevent such behaviours when needed.Other vendors (e.g., IBM 370 and the z/Architecture series)opt for enforcing what we call in this work store atomicity, that is, disallowing a core to see its own stores before they are written to memory, trading off performance for a more intuitive memory model. Ideally, we want a stricter model to ease programability at the same time that architects can provide high-performance solutions. We make a simple observation. What holds for any other rule in a consistency model, also holds for store atomicity: it is not a crime to break the rule, unless we get caught.In this work, we detail the different ways of detecting a store atomicity violation. This leads us to a new insight: a load performed by a forwarding from an in-limbo store is not speculative; younger loads performed after that forwarding are. Based on this insight we propose an effective and cheap speculative approach to dynamically enforce store atomicity only when the detection of its violation actually occurs. In practice, these cases are rare during the execution of a program. In all other cases (the bulk of the execution of a program) store-to-load forwarding can be done without violating store atomicity.The end result is that we provide the best of both worlds: amore intuitive store-atomic memory model, i.e., the 370 model,with the performance and cost approaching (at an average of just2.5% and 2.7% overhead for parallel and sequential applications,respectively) that of a non-store-atomic model, i.e., the x86 model. | es |
dc.format | application/pdf | es |
dc.language | eng | es |
dc.relation | European Research Council (ERC) under the European Union’s Horizon 2020 research and innovation programme (ECHO: Extending Coherence for Hardware-Driven Optimizations in Multicore Architectures, grant agreement No 819134, Consolidator Grant, 2018). | es |
dc.relation.ispartof | 53rd International Symposium on Microarchitecture (MICRO) | es |
dc.rights | info:eu-repo/semantics/openAccess | es |
dc.rights | Atribución-NoComercial 4.0 Internacional | * |
dc.rights.uri | http://creativecommons.org/licenses/by-nc/4.0/ | * |
dc.subject | Memory Consistency Models | es |
dc.subject | Store atomicity | es |
dc.subject | multi-copy atomicity | es |
dc.subject | load-to-store forwarding | es |
dc.title | Speculative Enforcement of Store Atomicity | es |
dc.type | info:eu-repo/semantics/article | es |
dc.type | info:eu-repo/semantics/lecture | es |
dc.identifier.doi | 10.1109/MICRO50266.2020.00053 | - |
Aparece en las colecciones: | Artículos: Ingeniería y Tecnología de Computadores |
Ficheros en este ítem:
Fichero | Descripción | Tamaño | Formato | |
---|---|---|---|---|
aros-micro20.pdf | 430,64 kB | Adobe PDF | Visualizar/Abrir |
Este ítem está sujeto a una licencia Creative Commons Licencia Creative Commons